



SM30 Block Diagram

Project code: 91.4BT01.001
 PCB P/N : 48.4BT01.001
 Revision : 08239-SA



SYSTEM DC/DC TPS51125 50	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(7A) 3D3V_S5(7A) 5V_AUX_S5 3D3V_AUX_S5
SYSTEM DC/DC TPS51124 51	
INPUTS	OUTPUTS
DCBATOUT	1D05V_M(16A) 1D5V_S3(12A)
RT9026 52	
1.5V_S3	DDR_VREF_S3 (1.2A)
G9131 52	
3D3V_S0	2D5V_S0 (300mA)
TPS51117 54	
DCBATOUT	1D8V_S0 (9.4A)
CHARGER BQ24750 55	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 1.8V 6.0A
CPU DC/DC ISL6266A 49	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0~1.3V 38A
GFX DC/DC ISL6263 53	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 0~1.3V 6.5A

SM30

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size A3	Document Number	Rev SB
SM30		
Date: Tuesday, October 28, 2008	Sheet 1 of 45	

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRS_LPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled(Note2) 1 = The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode(MCH -> ICH):(3->0,2->1,1->2and0->3) DMI x2 mode(MCH -> ICH):(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/IHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled


NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

SMBus

USB Table

USB	
Pair	Device
0	USB1(IO board)
1	USB1
2	CAMERA
3	MINIC2(WLAN)
4	NC
5	NC
6	FingerPrint
7	BLUETOOTH
8	NC
9	USB2(HS)
10	MINIC1(IO BOARD)
11	CARD READER



PCIe Routing


LANE1	LAN BCM5764
LANE2	MiniCard WLAN
LANE3	MiniCard(Robson2G/3G)

SM30

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Reference			
Title	Document Number	Rev	
	SM30	SB	
Date: Thursday, December 04, 2008	Sheet 2 of 45		

6 H_A#(35..3) <<<>> H_A#(35..3)

H_DINV#[3..0] <<>> H_DINV#[3..0] 6
H_DSTBN#[3..0] <<>> H_DSTBN#[3..0] 6
H_DSTBP#[3..0] <<>> H_DSTBP#[3..0] 6
H_D#(63..0) <<>> H_D#(63..0) 6



6 H_ADSTB#0 <<>> H_REQ#[4..0]
6 H_ADSTB#1 <<>> H_A20M#
18 H_A20M# <<>> H_FERR#
18 H_FERR# <<>> H_IGNNE#
18 H_STPOLK# <<>> STPOLK#
18 H_INTR# <<>> LINT0
18 H_NMI# <<>> LINT1
18 H_SMI# <<>> SMI#

PM_THRMTRIP# should connect to ICH9 and MCH without T-ing PH @ page48

Layout Note: "CPU_GTLREF0" 0.5" max length.



Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5" Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5"

1201-SB
H DPRSTP# CPU 1 R1009 0R2J-2-GP <<>> H DPRSTP# 7,18,38

H DPRSTP# TP50 TPAD14-GP
H DPSLP# TP156 TPAD14-GP
H DPWR# TP47 TPAD14-GP
H PWRGD# TP61 TPAD14-GP
H CPUSLP# TP60 TPAD14-GP
H INIT# TP157 TPAD14-GP
H CPURST# TP75 TPAD14-GP

Place these TP on button-side, easy to measure.



All place within 2" to CPU

SM30


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (1 of 2)**




Size: Document Number: **SM30** Rev: **SB**

Date: Wednesday, December 10, 2008 Sheet 4 of 45

VCC_CORE




BGA479-SKT6-GPU7
62.10079.001




layout note: "1D5V_VCCA_S0 as short as possible"

Layout Note:
VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.





CPU1D 4 OF 4





BGA479-SKT6-GPU7
62.10079.001


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Place them near to the chip (< 0.5")



HOST





CANTIGA-GM-GP-U-NF
71.CNTIG.I3U

Strap Pin Table



CFG[2:0] FSB Freq select	000 = FSB 1067MHz 010 = FSB 800MHz	011 = FSB 667MHz Others = Reserved
CFG4:3; 8; 11; 14;15; 17; 18	Reserved	
CFG5 (DMI select)	Low = DMI x 2 High = DMI x 4 *	
CFG6 (ITPM Host Interface)	Low = The ITPM Host Interface is disabled High = The ITPM Host Interface is enabled *	
CFG7 (Intel Management Engine Crypto Strap)	Low = Intel Management Engine Crypto Transport Layer Security (TLS) cipher site with no confidentiality High = Intel Management Engine Crypto TLS Cipher suite with confidentiality	
CFG9 (PCIe Graphics Lane)	Low = Reverse Lanes, 15->0, 14->1 etc... High = Normal operation:Lane Numbered in Order *	
CFG10 (PCIe Loopback enable)	Low = Enabled High = Disabled *	
CFG12 (ALLZ)	Low = ALLZ mode Enabled High = Disabled *	
CFG13 (XOR)	Low = XOR mode Enabled High = Disabled *	
CFG16 (FSB Dynamic ODT)	Low = Dynamic ODT Disabled High = Dynamic ODT Enabled *	
CFG19 (DMI Lane Reversal)	Low = Normal operation: Lane Numbered in Order High = Reverse Lanes DMI x 4 mode[MCH->CH]: (0->3, 2->1, 1->2 and 0->3) DMI x 2 mode[MCH->ICH]: (3->0, 2->1)	
CFG20 (Digital Display Port (SDVO/DP /HDMI) Concurrent with PCIe)	Low = Only Digital Display Port (SDVO/iHDMI) or PCIe is operational High = Digital Display Port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via the PEG port	
SDVO_CTRLDATA (SDVO Present)	Low = No SDVO Card Present High = SDVO Card Present *	
L_DDC_DATA (Local Flat Panel (LFP) Present)	Low = LFP Disabled High = LFP Card Present; PCIe disabled *	
DDPC_CTRLDATA (Digital Display Present)	Low = DisplayPort Disabled High = DisplayPort Device Present *	

Close to GMCH as 500 mils






CANTIGA-GM-GP-U-NF
71.CNTIG.I3U




CANTIGA-GM-GP-U-NF
71.CNTIG.I3U



CANTIGA-GM-GP-U-NF
71.CNTIG.I3U

DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B





42 VCC_AXG_SENSE <-> AJ14
 42 VSS_AXG_SENSE <-> AH14

CANTIGA-GM-GP-U-NF
 71.CNTIG.I3U

VCC SM LF
 VCC_SM_LF1 GMCH
 BA37 SM LF2 GMCH
 AM40 SM LF3 GMCH
 AV21 SM LF4 GMCH
 AY5 SM LF5 GMCH
 AM10 SM LF6 GMCH
 BB13 SM LF7 GMCH

place near Cantiga

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Cantiga (4 of 6)	
Title	Rev
Size Document Number	SB
SM30	
Date: Wednesday, December 10, 2008	Sheet 9 of 45



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Cantiga (6 of 6)**

Size: Document Number Rev: SB


Date: Thursday, December 04, 2008 Sheet 11 of 45

SM30


DDR3 SOCKET_2



Layout Note : Near Pin 126




Layout Note : Near Pin 1








High 6mm

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
DDR3 Termination Resistor	
File	Rev
Size	SM30
Date: Wednesday, December 10, 2008	Sheet 13 of 45

Cover Up Switch



74.00268.A7B
74.00268.C7B








SM30

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
SWITCH / Button		
Size	Document Number	Rev
	SM30	SB
Date: Wednesday, December 10, 2008	Sheet 14 of 45	


LCD/INVERTER/CCD CONN



SM30

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LCD CONN			
Size	Document Number	Rev	SB
SM30			
Date: Wednesday, December 10, 2008 Sheet 15 of 45			

LED



LED 2,3 TOP LIGHTEN
LED 4 SIDE LIGHTEN (OUTSIDE)
LED 5,7 TOP LIGHTEN


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		LED	
Size	Document Number	Rev	SB
SM30			
Date: Wednesday, December 10, 2008	Sheet 16	of	45


Layout Note:
Place these resistors
close to the CRT-out
connector

Ferrite bead impedance: 10 ohm@100MHz.




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


Hsync & Vsync level shift



CRT I/F & CONNECTOR




DDC_CLK & DATA level shift



SM30

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
CRT CONN			
Title		Rev	
Size		Document Number	
SM30		SB	
Date: Wednesday, December 10, 2008		Sheet 17 of 45	

RTC1 CN Test Point



Layout note: R373 needs to be placed within 2" of ICH9, R379 must be placed within 2" of R373 w/o stub


Place within 500 mils of ICH9 ball

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (1 of 4)**



Size: Document Number **SM30** Rev **SB**

Date: Wednesday, December 10, 2008 Sheet 18 of 45



GPIO49 should be pulled down to GND only when using Teenah. When using can'tiga, this ball should be left as No Connect.


GPIO28 If Low is ODD else is 2nd HDD



Pair	Device
0	USB1 (IO board)
1	USB1
2	CAMERA
3	MINIC2 (WLAN)
4	NC
5	NC
6	FingerPrint
7	BLUETOOTH
8	NC
9	USB2 (HS)
10	MINIC1 (IO BOARD)
11	CARD READER

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCT
1	1	LPC(Default)

A16 swap override strap	
PCI_GNT#3	low = A16 swap override enable high = default
0	low = A16 swap override enable high = default





緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (2 of 4)**

Size: Document Number **SM30** Rev: SB

Date: Wednesday, December 10, 2008 Sheet 19 of 45




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title: ICH9-M (4 of 4)

Size: Document Number Rev: SB


Date: Wednesday, December 10, 2008 Sheet 21 of 45



ODD Connector





- 18 SATA_TXP1
- 18 SATA_TXN1
- 18 SATA_RXN1
- 18 SATA_RXP1



If Low is ODD
else is 2nd HDD




SM30	
<div style="display: flex; justify-content: space-between;"> 緯創資通 Wistron Corporation </div> <div style="display: flex; justify-content: space-between; font-size: 8px;"> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div>	
Title	
ODD	
Size	Document Number
SM30	
Date	Rev
Wednesday, December 10, 2008	SB
Sheet 22	of 45

SATA Connector






SM30

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title HDD CONN		
Size	Document Number SM30	Rev SB
Date: Wednesday, December 10, 2008 Sheet 23 of 45		




Finger printer

FP Conn. Test Point



For EMI



SM30

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Printer

Size

Document Number

SM30



Rev

SB

Date: Wednesday, December 10, 2008

Sheet 26 of 45

Mini Card Connector(WLAN)



3G+WLAN:3G and WLAN have slots respectively
 WLAN:3G and WLAN use a common slot



SM30

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **MINI CARD**

Size A3 Document Number **SM30** Rev **SB**

Date: Wednesday, December 10, 2008 Sheet 28 of 45




T8: CHANNEL 2
SYS: CHANNEL 3



ps. FAN1 POWER TRACE WIDTH MAY BE IN 25 MIL

SHDN SEL	
PULL UP RESISTOR	MODE OF OPERATION
<=4.7K OHM	EXTERNAL DIODE 1 SIMPLE MODE-BETA COMPENSATION DISABLED, REC DISABLED
6.8K OHM	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED, REC ENABLED
10K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
15K OHM	INTERNAL DIODE
22K OHM	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
>=33K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED

TRIP SET	
Ttrip(degree)	RSET(1%)
85	562
86	604
87	649
88	698
89	750
90	787
91	845
92	909
93	953
94	1020
95	1100



SM30



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller**

Size: Document Number **SM30** Rev **SB**

Date: Wednesday, December 10, 2008 Sheet 29 of 45

AUDIO OP AMPLIFIER















FOR 1.5W SPEAKER
 R133, R143, R162, R134=45.3K
 FOR 2W SPEAKER
 R133, R143, R162, R134=52K

SPEAKER TRACE NEEDS 20 MILS

SM30

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title AUDIO AMP	
Size	Document Number
SM30	
Date: Wednesday, December 10, 2008	Rev SB
Sheet 31	of 45




Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

WPC773


File: **KBC WPC773**

Size: A2 Document Number: **SM30** Rev: SB


Date: Wednesday, December 10, 2008 Sheet 33 of 45




**2M Bits
SPI FLASH ROM
For KBC**



GOLDEN FINGER FOR DEBUG BOARD





TOP VIEW





(BOTTOM VIEW)

SM30

緯創資通 Wistron Corporation		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
BIOS & TPM			
Size	Document Number	Rev	SB
SM30			
Date: Wednesday, December 10, 2008 Sheet 34 of 45			



LAUNCH Test Point



SM30

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **LAUNCH**

Size	Document Number	Rev
	SM30	SB





Date: Wednesday, December 10, 2008 Sheet 35 of 45

Aux Power


3D3V_AUX_S5




Run Power




Charger BQ24745



Selector MAX1773



Adapter




SM30

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**

Size B	Document Number	Rev
	SM30	SB

Date: Tuesday, October 28, 2008 Sheet 37 of 45







緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL6266A CPU CORE**

Size A3	Document Number	Rev
	SM30	SB

Date: Wednesday, December 10, 2008 Sheet 38 of 45






SM30

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
0D75V & 1D8V		
Size A3	Document Number	Rev
	SM30	SB
Date: Wednesday, December 10, 2008	Sheet 41 of 45	




SM30

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **BQ24745 Charger**

Size: A3 Document Number: **SM30** Rev: **SB**





Date: Wednesday, December 10, 2008 Sheet 43 of 45







Check test point



Test Point put on area where Dimm Door can be opened for measurement



Stand off Location



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
EMI/Spring/Boss	
Size	Document Number
SM30	
Date: Wednesday, December 10, 2008	Sheet 45 of 45
Rev	SB